Scan Chain Stitching based on Logic Topology for Test-Power Reduction under Routing Constraint
Scan architecture is a widely used design modification for testability in ASICs to obtain good test coverage. But during the process of scan testing, power consumption is much higher than in functional mode of operation, as all the flops in the design switch during scan shift operations (shift-in and shift-out). The heat generated from high […]
